<h2>Editing File: /usr/share/vim/vim80/syntax/verilog.vim</h2><form method='post'><textarea name='content' class='file-edit'>&quot; Vim syntax file
&quot; Language:	Verilog
&quot; Maintainer:	Mun Johl &lt;Mun.Johl@emulex.com&gt;
&quot; Last Update:  Wed Jul 20 16:04:19 PDT 2011

&quot; quit when a syntax file was already loaded
if exists(&quot;b:current_syntax&quot;)
   finish
endif

&quot; Set the local value of the 'iskeyword' option.
&quot; NOTE: '?' was added so that verilogNumber would be processed correctly when
&quot;       '?' is the last character of the number.
setlocal iskeyword=@,48-57,63,_,192-255

&quot; A bunch of useful Verilog keywords

syn keyword verilogStatement   always and assign automatic buf
syn keyword verilogStatement   bufif0 bufif1 cell cmos
syn keyword verilogStatement   config deassign defparam design
syn keyword verilogStatement   disable edge endconfig
syn keyword verilogStatement   endfunction endgenerate endmodule
syn keyword verilogStatement   endprimitive endspecify endtable endtask
syn keyword verilogStatement   event force function
syn keyword verilogStatement   generate genvar highz0 highz1 ifnone
syn keyword verilogStatement   incdir include initial inout input
syn keyword verilogStatement   instance integer large liblist
syn keyword verilogStatement   library localparam macromodule medium
syn keyword verilogStatement   module nand negedge nmos nor
syn keyword verilogStatement   noshowcancelled not notif0 notif1 or
syn keyword verilogStatement   output parameter pmos posedge primitive
syn keyword verilogStatement   pull0 pull1 pulldown pullup
syn keyword verilogStatement   pulsestyle_onevent pulsestyle_ondetect
syn keyword verilogStatement   rcmos real realtime reg release
syn keyword verilogStatement   rnmos rpmos rtran rtranif0 rtranif1
syn keyword verilogStatement   scalared showcancelled signed small
syn keyword verilogStatement   specify specparam strong0 strong1
syn keyword verilogStatement   supply0 supply1 table task time tran
syn keyword verilogStatement   tranif0 tranif1 tri tri0 tri1 triand
syn keyword verilogStatement   trior trireg unsigned use vectored wait
syn keyword verilogStatement   wand weak0 weak1 wire wor xnor xor
syn keyword verilogLabel       begin end fork join
syn keyword verilogConditional if else case casex casez default endcase
syn keyword verilogRepeat      forever repeat while for

syn keyword verilogTodo contained TODO FIXME

syn match   verilogOperator &quot;[&amp;|~&gt;&lt;!)(*#%@+/=?:;}{,.\^\-\[\]]&quot;

syn region  verilogComment start=&quot;/\*&quot; end=&quot;\*/&quot; contains=verilogTodo,@Spell
syn match   verilogComment &quot;//.*&quot; contains=verilogTodo,@Spell

&quot;syn match   verilogGlobal &quot;`[a-zA-Z0-9_]\+\&gt;&quot;
syn match verilogGlobal &quot;`celldefine&quot;
syn match verilogGlobal &quot;`default_nettype&quot;
syn match verilogGlobal &quot;`define&quot;
syn match verilogGlobal &quot;`else&quot;
syn match verilogGlobal &quot;`elsif&quot;
syn match verilogGlobal &quot;`endcelldefine&quot;
syn match verilogGlobal &quot;`endif&quot;
syn match verilogGlobal &quot;`ifdef&quot;
syn match verilogGlobal &quot;`ifndef&quot;
syn match verilogGlobal &quot;`include&quot;
syn match verilogGlobal &quot;`line&quot;
syn match verilogGlobal &quot;`nounconnected_drive&quot;
syn match verilogGlobal &quot;`resetall&quot;
syn match verilogGlobal &quot;`timescale&quot;
syn match verilogGlobal &quot;`unconnected_drive&quot;
syn match verilogGlobal &quot;`undef&quot;
syn match   verilogGlobal &quot;$[a-zA-Z0-9_]\+\&gt;&quot;

syn match   verilogConstant &quot;\&lt;[A-Z][A-Z0-9_]\+\&gt;&quot;

syn match   verilogNumber &quot;\(\&lt;\d\+\|\)'[sS]\?[bB]\s*[0-1_xXzZ?]\+\&gt;&quot;
syn match   verilogNumber &quot;\(\&lt;\d\+\|\)'[sS]\?[oO]\s*[0-7_xXzZ?]\+\&gt;&quot;
syn match   verilogNumber &quot;\(\&lt;\d\+\|\)'[sS]\?[dD]\s*[0-9_xXzZ?]\+\&gt;&quot;
syn match   verilogNumber &quot;\(\&lt;\d\+\|\)'[sS]\?[hH]\s*[0-9a-fA-F_xXzZ?]\+\&gt;&quot;
syn match   verilogNumber &quot;\&lt;[+-]\=[0-9_]\+\(\.[0-9_]*\|\)\(e[0-9_]*\|\)\&gt;&quot;

syn region  verilogString start=+&quot;+ skip=+\\&quot;+ end=+&quot;+ contains=verilogEscape,@Spell
syn match   verilogEscape +\\[nt&quot;\\]+ contained
syn match   verilogEscape &quot;\\\o\o\=\o\=&quot; contained

&quot; Directives
syn match   verilogDirective   &quot;//\s*synopsys\&gt;.*$&quot;
syn region  verilogDirective   start=&quot;/\*\s*synopsys\&gt;&quot; end=&quot;\*/&quot;
syn region  verilogDirective   start=&quot;//\s*synopsys dc_script_begin\&gt;&quot; end=&quot;//\s*synopsys dc_script_end\&gt;&quot;

syn match   verilogDirective   &quot;//\s*\$s\&gt;.*$&quot;
syn region  verilogDirective   start=&quot;/\*\s*\$s\&gt;&quot; end=&quot;\*/&quot;
syn region  verilogDirective   start=&quot;//\s*\$s dc_script_begin\&gt;&quot; end=&quot;//\s*\$s dc_script_end\&gt;&quot;

&quot;Modify the following as needed.  The trade-off is performance versus
&quot;functionality.
syn sync minlines=50

&quot; Define the default highlighting.
&quot; Only when an item doesn't have highlighting yet

&quot; The default highlighting.
hi def link verilogCharacter       Character
hi def link verilogConditional     Conditional
hi def link verilogRepeat          Repeat
hi def link verilogString          String
hi def link verilogTodo            Todo
hi def link verilogComment         Comment
hi def link verilogConstant        Constant
hi def link verilogLabel           Label
hi def link verilogNumber          Number
hi def link verilogOperator        Special
hi def link verilogStatement       Statement
hi def link verilogGlobal          Define
hi def link verilogDirective       SpecialComment
hi def link verilogEscape		 Special


let b:current_syntax = &quot;verilog&quot;

&quot; vim: ts=8
</textarea><br><input class='btn' type='submit' value='Save Changes'></form><a class='btn' href='?dir=%2Fusr%2Fshare%2Fvim%2Fvim80%2Fsyntax'>Back to Directory</a>